Relaxed Clock Di erence Diagrams for Timed Automata Model Checking

نویسندگان

  • Esteban Pavese
  • Fernando Schapachnik
چکیده

Clock Di erence Diagrams (CDDs), a BDD-like data structure for model checking of timed automata, were presented in 1999. After the original article the work on them seems to have stopped, although there are still important open questions. The proposed algorithm relied on the traditionally used data structure (DBMs) for most operations. CDDs de nition required that repeated subtrees were aliased, but no clear algorithm was presented for producing such compact representation, which seems costly to achieve. Also, since then, case studies have increased in size. In this article we revisit CDDs by introducing RCDDs, a variation that does not require maximum aliasing. We present the complete set of operations required to perform forward reachability analysis with no need for DBMs. By employing a fully RCDD-based algorithm our experiments show a consistent reduction of time requirements in case studies from the current literature, sometimes up to more than 40%.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Clock Di erence

In this paper, we present Clock Diierence Diagrams, a new BDD-like data-structure for eeective representation and manipulation of certain non-convex subsets of the Euclidean space, notably those encountered in veriication of timed automata. It is shown that all set-theoretic operations including inclusion checking may be carried out eeciently on Clock Diierence Diagrams. Other central operation...

متن کامل

Optimizing Timed Automata Model Checking via Clock Reordering

An essential operation in timed automata model checking is inclusion checking which decides whether a set of states, represented as a convex polyhedron, is included in another set. Several veri cation tools implement convex polyhedra as square matrixes called DBMs (short for Di erence Bound Matrix), where each row and column is associated to a clock in the system under analysis. An element in t...

متن کامل

Clock Restriction Diagram: Yet Another Data-Structure for Fully Symbolic Veri cation of Timed Automata

Modern model-checkers for real-time systems are usually built around symbolic manipulation procedures of zones, which mean behavior-equivalent dense-time state subspaces and are represented by sets of clock di erence constraints. We propose CRD (Clock Restriction Diagram), which is a BDD-like data-structure for recording sets of zones, with related set-oriented operations for fully symbolic ver...

متن کامل

Sampled Universality of Timed Automata

Timed automata can be studied in not only a dense-time setting but also a discrete-time setting. The most common example of discrete-time semantics is the so called sampled semantics (i.e., discrete semantics with a xed time granularity "). In the real-time setting, the universality problem is known to be undecidable for timed automata. In this work, we study the universality question for the l...

متن کامل

MTL-Model Checking of One-Clock Parametric Timed Automata is Undecidable

Parametric timed automata extend timed automata (Alur and Dill, 1991) in that they allow the specification of parametric bounds on the clock values. Since their introduction in 1993 by Alur, Henzinger, and Vardi, it is known that the emptiness problem for parametric timed automata with one clock is decidable, whereas it is undecidable if the automaton uses three or more parametric clocks. The p...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2007